VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2017, Vol 8, Issue 4
Abstract
In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 6335 LEs at a data rate of 2.12 Gbps for quantization of 8 bits at the second iteration. We also realized a platform based on a co-simulation on Simulink to validate performance in BER (Bit Error Rate) of our architecture.
Authors and Affiliations
A. Boudaoud, M. El Haroussi, E. Abdelmounim
Keywords
Related Articles
- EP ID EP258339
- DOI 10.14569/IJACSA.2017.080435
- Views 105
- Downloads 0
A Novel Secure Fingerprint-based Authentication System for Student’s Examination System
In the fingerprint image processing, various methods have been suggested as using band pass filter, Fouries transform filter and Fuzzy systems. In this paper, we present a useful and an applicable fingerprint security sy...
A Multimodal Firefly Optimization Algorithm Based on Coulomb’s Law
In this paper, a multimodal firefly algorithm named the CFA (Coulomb Firefly Algorithm) has been presented based on the Coulomb’s law. The algorithm is able to find more than one optimum solution in the problem search sp...
A Low Cost FPGA based Cryptosystem Design for High Throughput Area Ratio
Over many years, Field Programmable Gated Ar-rays (FPGA) have been used as a target device for various prototyping and cryptographic algorithm applications. Due to the parallel architecture of FPGAs, the flexibility of c...
A web based Publish-Subscribe framework for mobile computing
The growing popularity of mobile devices is permanently changing the Internet user’s computing experience. Smartphones and tablets begin to replace the desktop as the primary means of interacting with various information...
OTSA: Optimized Time Synchronization Approach for Delay-based Energy Efficient Routing in WSN
Time Synchronization is one of the problems and still ignored problem in area of wireless sensor network (WSN). After reviewing the existing literatures, it is found that there are few studies that combinely address the...