VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate

Abstract

In this work, we present a FPGA design and implementation of a parallel architecture of a low complexity LDPC decoder for high data rate applications. The selected code is a regular LDPC code (3, 4). VHDL design and synthesis of such architecture uses the decoding by the algorithm of BP (Believe propagation) simplified "Min-Sum". The complexity of the proposed architecture was studied; it is 6335 LEs at a data rate of 2.12 Gbps for quantization of 8 bits at the second iteration. We also realized a platform based on a co-simulation on Simulink to validate performance in BER (Bit Error Rate) of our architecture.

Authors and Affiliations

A. Boudaoud, M. El Haroussi, E. Abdelmounim

Keywords

Related Articles

The Impact of Black-Hole Attack on ZRP Protocol

lack of infrastructure in ad hoc networks makes their deployment easier. Each node in an ad hoc network can route data using a routing protocol, which decreases the level of security. Ad hoc networks are exposed to sever...

Time Varying Back Propagating Algorithm for MIMO Adaptive Inverse Controller

In the field of automatic control system design, adaptive inverse is a powerful control technique. It identifies the system model and controls automatically without having prior knowledge about the dynamics of plant. In...

Energy Provisioning Technique to Balance Energy Depletion and Maximize the Lifetime of Wireless Sensor Networks

With the promising technology of Wireless Sensor Networks (WSNs), lots of applications have been developed for monitoring and tracking in military, commercial, and educational environments. Characteristics of WSNs and re...

Design and Implementation of a Risk Management Tool: A Case Study of the Moodle Platform

During the last years, the distinctive feature of our society has been the rapid pace of technological change. In the Moroccan context, universities have put digital learning at the heart of their projects of development...

Improving Recommendation Techniques by Deep Learning and Large Scale Graph Partitioning

Recommendation is very crucial technique for social networking sites and business organizations. It provides suggestions based on users’ personalized interest and provide users with movies, books and topics links that wo...

Download PDF file
  • EP ID EP258339
  • DOI 10.14569/IJACSA.2017.080435
  • Views 98
  • Downloads 0

How To Cite

A. Boudaoud, M. El Haroussi, E. Abdelmounim (2017). VHDL Design and FPGA Implementation of LDPC Decoder for High Data Rate. International Journal of Advanced Computer Science & Applications, 8(4), 257-261. https://europub.co.uk./articles/-A-258339