VLSI Design of a High Performance Decimation Filter Used for Digital Filtering
Journal Title: International Journal of Advanced Computer Science & Applications - Year 2016, Vol 7, Issue 1
Abstract
With the rapid development of computers and communications, more and more chips are required to have small size, low-power and high performance. Digital filter is one of the basic building blocks used for implementation in Very Large Scale Integration (VLSI) of mixed-signal circuits. This paper presents a design of decimation filter used for digital filtering. It consists of Cascode Integrated Comb (CIC) filters, using Finite Impulse Response (FIR) filters and Infinite Impulse Response (IIR) filters structure. This architecture provides small area and low power consumption by avoiding the use of multiplication structure. This design presents the way of speeding up the route from the theoretical design with Simulink/Matlab, via behavioral simulation in fixed-point arithmetic to the implementation on either ASIC. This has been achieved by porting the netlist of the Simulink system description into the Very high speed integrated circuit Hardware Description Language (VHDL). At the first instance, the Simulink-to-VHDL converter has been designed to use structural VHDL code to describe system interconnections, allowing simple behavioral descriptions for basic blocks. A comparison of several architectures of this circuit based on different architectures of most popular filter is presented. The comparison includes: supply voltage, power consumption, area and technology. This approach consumes only 2.94 mW of power at a supply voltage of 3V. The core chip size of the filter block without bonding pads is 0.058 mm2 by using the AMS 0.35 µm CMOS technology.
Authors and Affiliations
Radhouane LAAJIMI, Ali AJMI, Randa KHEMIRI, Mohsen Machout
Generating Relational Database using Ontology Review
A huge amount of data is being generated every day from different sources. Access to these data can be very valuable for decision-making. Nevertheless, the extraction of information of interest remains a major challenge...
Instrument Development for Measuring the Acceptance of UC&C: A Content Validity Study
Studies on the acceptance of Unified Communications and Collaboration (UC&C) tools such as instant messaging and video conferencing have been around for some time. Adoption and acceptance of UC&C tools and services has b...
Artificial Potential Field Algorithm Implementation for Quadrotor Path Planning
Potential field algorithm introduced by Khatib is well-known in path planning for robots. The algorithm is very simple yet provides real-time path planning and effective to avoid robot’s collision with obstacles. The pur...
The Art of Crypto Currencies
Crypto Currencies have recently gained enormous popularity amongst the general public. With each passing day, more and more companies are radically accepting crypto cur-rencies in their payment systems, paving way for an...
FHC-NCTSR: Node Centric Trust Based secure Hybrid Routing Protocol for Ad Hoc Networks
To effectively support communication in such a dynamic networking environment as the ad hoc networks, the routing mechanisms should adapt to secure and trusted route discovery and service quality in data transmissi...