COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM Journal title: Engineering Heritage Journal (GWK) Authors: Rajendra Kumar Subject(s):
