Implementation of Full Adder using Cmos Logic Journal title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) Authors: Ravika Gupta Subject(s): Engineering, Applied Linguistics
Design of Modulo 2n-1 based on Radix-8 Algorithm for RNS & MAC Applications Journal title: International Journal of Research in Computer and Communication Technology Authors: Neredimelli V V P Hide, Dr. I. Santi Prabha Subject(s): Computer and Information Science, Telecommunications
Design and Verification of Area Efficient High-Speed Carry Select Adder Journal title: International Journal of Research in Computer and Communication Technology Authors: T. Ratna Mala, R Vinay Kumar, T Chandra Kala Subject(s): Computer and Information Science, Telecommunications
Design of Parallel MAC Based On Radix-4 & Radix-8 Modified Booth Algorithm Journal title: International Journal of Research in Computer and Communication Technology Authors: S. Anitha, M. Vidya, D. Mahesh Varma Subject(s): Computer and Information Science, Telecommunications
Design of Energy Efficient Logic Using Adiabatic Technique Journal title: International Journal of Research in Computer and Communication Technology Authors: Venkanna Babu Kesavarapu, B. I . Neelgar Subject(s): Computer and Information Science, Telecommunications
A New VLSI Architecture to Increase the speed of computation (Modified Booth Algorithm) Journal title: International Journal of Research in Computer and Communication Technology Authors: CH.Rama Koti Reddy, K. Satyavathi, R.Raja Kishore Subject(s): Computer and Information Science, Telecommunications
Implementation And Analogy Of Fast Adder Using Fpga Journal title: International Journal of Research in Computer and Communication Technology Authors: Preeti S.Manohare, Rohit C. Iyer Subject(s): Computer and Information Science, Telecommunications
Comparison and performance analysis of VLSI adders using 22nm Technology Journal title: International Journal of Research in Computer and Communication Technology Authors: Namachivayam S, Rajendiran P, M.E. Subject(s): Computer and Information Science, Telecommunications
Design And Implementation of CMOS Adder Cell With Reduced Leakage Power Technique In 90nm Technology Journal title: International Journal of Research in Computer and Communication Technology Authors: J Manohar, Ch. Janardhan, K.V. Ramanaiah Subject(s): Computer and Information Science, Telecommunications
Design and Implementation of FPGA Radix-4 Booth Multiplication Algorithm Journal title: International Journal of Research in Computer and Communication Technology Authors: A.Rama Vasantha, M.Sai Satya Sri Subject(s): Computer and Information Science, Telecommunications
Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes Journal title: International Journal of Research in Computer and Communication Technology Authors: Kamanuru Naga Dasaradha, Putha Pavankumar Reddy Subject(s): Computer and Information Science, Telecommunications
Performance Analysis Of Vedic Multiplier Using Reversible Logic In Spartan 6 Journal title: International Journal of Research in Computer and Communication Technology Authors: T Nagaveer, M Neelima, VNM Brahmanandam Subject(s): Computer and Information Science, Telecommunications
Design Of Ternary Arithmetic Circuits Using QDGFET Journal title: International Journal of Research in Computer and Communication Technology Authors: Shah Jay, Prof. Satish Narkhede Subject(s): Computer and Information Science, Telecommunications
Self-Checking Carry-Select Adder Design Based on Two-Pair Two-Rail Checker Journal title: International Journal of Research in Computer and Communication Technology Authors: P.S.D. Lakshmi, K. Srinivas, R.Satish Kumar Subject(s): Computer and Information Science, Telecommunications
http://www.ijrcct.org/index.php/ojs/article/download/1385/pdf Journal title: International Journal of Research in Computer and Communication Technology Authors: Swathi V S, Sheelu Susan Mathews Subject(s): Computer and Information Science, Telecommunications
