A CONCURRENT ERROR DETECTION SCHEME FOR TOTALLY SELF CHECKING FPGA LOOK-UP TABLE
Journal Title: ICTACT Journal on Microelectronics - Year 2016, Vol 1, Issue 4
Abstract
Field Programmable Gate Arrays are widely useful in mission critical applications. FPGAs have fixed architecture; it has the capability to change function in situ for a particular application. SRAM based FPGAs are vulnerable to Single Event Upsets (SEUs), which poses unintended change to the logic functions on exposure. The project proposed is a unidirectional error detection scheme i.e., Scalable Error Detection Coding (SEDC) scheme, for use in FPGA Look-up tables. The SEDC check bits are generated along with the programming bits and it is stored on the FPGA SRAM cells during the normal operation of the LUTs. The programming bits are processed to check bit generator where corresponding code bits are generated for the programming bits. The newly generated code bits are compared with the pre-stored code bits. Any single or multiple unidirectional errors as a result of SEU is detected by this scheme. Scalability is the significant advantage of this scheme - it can be scaled to any input data length. With the increase in input data length, only the area gets scaled while the latency remains constant irrespective of the binary data length. The implemented algorithm achieves 100% error detection. The Proposed SEDC scheme is simulated using Tanner EDA tool and the layouts are generated using Microwind
Authors and Affiliations
Natarajan S, Deepa V
Keywords
Related Articles
- EP ID EP198099
- DOI 10.21917/ijme.2016.0026
- Views 170
- Downloads 0
ANALYTICAL MODELLING OF LOW PRESSURE SINGLE BOSS SCULPTURED DIAPHRAGM AND ITS SENSITIVITY ENHANCEMENT
The low pressure is measured by using thin Sculptured diaphragm using micro system fabrication technology. The thickness of this diaphragm is reduced to improve sensitivity is achieved by boss like structure to increase...
IMPLEMENTATION OF SOFT PROCESSOR BASED SOC FOR JPEG COMPRESSION ON FPGA
With the advent of semiconductor process and EDA tools technology, IC designers can integrate more functions. However, to reduce the demand of time-to-market and tackle the increasing complexity of SoC, the need of fast...
UNCONVENTIONAL AND OPTIMIZED MEASUREMENT OF SOLAR IRRADIANCE IN BENGALURU USING PHOTOVOLTAIC TECHNIQUES
Field solar radiation measurement is very essential to estimate the conversion efficiency of the solar photovoltaic (PV) system. Pyranometers, instrument used for solar radiation measurement are very expensive and requir...
CASE STUDY OF EXPLICIT AND IMPLICIT PULSED FLIP FLOPS WITH CONDITIONAL PULSE ENHANCEMENT MECHANISM
In this paper a study of power efficient pulse triggered flip flops was conducted by adopting a pulse control scheme (PCS), named conditional pulse enhancement. The conditional pulse enhancement scheme consists of a simp...
SIMULATION AND IMPLEMENTATION OF AC-DC INTERLEAVED BOOST CONVERTER WITH VOLTAGE MULTIPLIER FOR PHEV
A Plug in hybrid electric vehicle (PHEV) is a hybrid vehicle which employs battery to power up the vehicle motor and it has higher efficiency and low cost compared to the conventional internal combustion engine based veh...