A Lossless Implementation of Fault Detection Design for High Speed Memory Applications

Abstract

The technology advancement scaling to Reliability,Availability and Serviceability are the three important parameters to be satisfied by any application. With further reduction in transistor size that leads to smaller dimensions, higher integration densities, and lower operating voltages, the reliability of memories is put into jeopardy. Single event upsets (SEUs) altering digital circuits are becoming a bigger concern for memory applications,and also to prevent errors from causing data corruption, memories are typically protected with error correction codes(ECC). An advanced error correction codes are used when an additional protection is needed. The majority logic decoder /detector codes are used for memory application because of correcting large number of errors, less decoding time, area consumption. The proposed fault-detection method significantly reduces memory access time when there is no error in the data read. The technique uses the majority logic decoder itself to detect failures, which makes the area overhead minimal and keeps the extra power consumption low. This technique will tend to correct burst errors of any length

Authors and Affiliations

M. Lakshmi Sarada

Keywords

Related Articles

 AN ANALYSIS ON EFFICIENT PROJECT-MANAGEMENT BY USING PRIMAVERA

Project Controlling uses the data of collection, recording and reporting information to bring Actual performance to planned performance. As larger the as more the complexity is in exchange information on timely basis ge...

DC BLOWER MOTOR OPERATED COOLER WITH SOLAR PANEL

cooler with solar panel for residential Cooling is very important during the summer as well as in the life to maintain the food, fish, and many items at constant temperature to avoid the bad effect of viruses’. But air c...

 Optimize Parity Encoding for Power Reduction in Content Addressable Memory

 Most memory devices store and retrieve data by addressing specific memory locations. As a result, this path often becomes the limiting factor for systems that rely on fast memory accesses. The time required to fin...

 Optimization Based Block Matching in Motion Estimation

 Motion estimation (ME) is an significant segment in video coding. Many ME process have been there to reduce the complexity of video coding. One of the useful processes is Block Matching (BM) process. There were so...

 MAPPING OF COTTON MEALYBUG (HEMIPTERA: PSEUDOCOCCIDAE) DAMAGE IN SIRSA DISTRICT, HARYANA USING GEOSPATIAL TECHNIQUE

 Detection of crop stress is one of the major applications of remote sensing in agriculture. Many researchers have confirmed the ability of remote sensing techniques for detection of pest/disease on cotton. Hence,...

Download PDF file
  • EP ID EP132667
  • DOI -
  • Views 76
  • Downloads 0

How To Cite

M. Lakshmi Sarada (30). A Lossless Implementation of Fault Detection Design for High Speed Memory Applications. International Journal of Engineering Sciences & Research Technology, 3(11), 33-36. https://europub.co.uk./articles/-A-132667