An Area Efficient (31, 16) BCH Decoder for Three Errors

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 10, Issue 13

Abstract

Bose, Ray- Chaudhuri, Hocquenghem (BCH) codes are one of the efficient error-correcting codes used to correct errors occurred during the transmission of the data in the unreliable communication mediums. This paper presents a low-complexity and area efficient error-correcting BCH decoder architecture for detecting and correcting three errors. The advanced Peterson error locator computation algorithm, which significantly reduces computational complexity, is proposed for the IBM block in the (31,6) BCH decoder. In addition, a modified syndrome calculator and chien search are proposed to reduce hardware complexity. The design methodologies of the proposed BCH decoder models have considerably less hardware complexity and latency than those using conventional algorithms. The proposed (31, 16) BCH decoder over GF (5), leads to a reduction in complexity compared to that of conventional BCH decoder. The enhanced BCH decoder is designed using hardware description language called Verilog and synthesized in Xilinx ISE 13.2.

Authors and Affiliations

M. Prashanthi , P. Samundiswary

Keywords

Related Articles

 Impact of SVC and DG on Voltage Stability Constrained Available Transfer Capability

 The transmission system loadability is mainly dependent on reactive power support in the system. The imbalance between reactive power generation and consumption in the system causes to voltage drooping in the entir...

Comparative Analysis of 1-Bit Adiabatic Full Subtractor Designed in 45nm Technology

This paper presents a comparative analysis of a 1-bit adiabatic full subtractor designed in 45nm technology node. Adiabatic logic is a low power digital circuit design technique which is much more power efficient than CM...

Review Analysis for Implementation of SC-FDMA over WiMAX Broadband Networks

WiMAX (Worldwide Interoperability for Microwaves Access) is a key technology which builds a base for next generation of mobile broadband networks. WiMAX and Long Term Evolution (LTE) standards are the two main contenders...

 An Efficient Carry Select Adder with Less Delay and Reduced Area Application

 Design of area, high speed and power-efficient data path logic systems forms the largest areas of research in VLSI system design. The addition speed is limited by the time necessary to transmit a carry through the...

Mechanical and Thermal Properties of Glass/Polyester Composite with Glycerol as Additive

There has been an increasing interest to improve the mechanical properties of the polymer based laminated composites. In this paper, glycerol is used as a solvent to improve the mechanical properties of glass/polyester l...

Download PDF file
  • EP ID EP105054
  • DOI -
  • Views 107
  • Downloads 0

How To Cite

M. Prashanthi, P. Samundiswary (2014). An Area Efficient (31, 16) BCH Decoder for Three Errors. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 10(13), 616-620. https://europub.co.uk./articles/-A-105054