An Improved Low Power Counter Design with Clock Enable

Abstract

This paper presents an improved low power design of a 4-bit Johnson Counter which is designed using and Clock enable method. The proposed design shows a power reduction of 5mW as compared to the conventional Johnson counter which is 7mW. Pulse triggered flip flop employed in the proposed design can save power up to 28.57% as compared to the conventional design. All the simulations were carried out using Xilinx software in SIM module.

Authors and Affiliations

Varsha Dewre, Rakesh Mandliya

Keywords

Related Articles

FPGA Implementation of Key Exchange Algorithm

Due to rapid growth of Digital Communication, transmission of digital data plays a major role over in secured communication Channel. The main aim of this paper to establish Diffe Hellman key Exchange Algorithm which requ...

Numerical Modelling of Waterlogging Problem in New Urbanized Communities in Al-Qairawan area, Kuwait

Expanding the urbanization of new communities within the limited low flat desert surfaces of Al-Qairawan area, Kuwait has started to face the continuous growth of population. The traditional urbanized logged areas affect...

Finite Element Analysis of Natural Vibration in Thin Aluminum Sheet

Thin aluminum sheet has a lot of applications in automobile industry, aerospace field, shipbuilding and offshore equipment. This thin sheet of aluminum is attractive for its light weight which will safe energy especially...

Direct gelcast3D Printing of Multi-material AlN Interposer and Mo

In this paper, we investigate the use of direct gelcast 3D printing method to produce near net shape multimaterial component using the natural-occurring gelcasting monomer, ovalbumin for both AlN ceramics and Mo metals....

The Effects of Marine Simulators on Training

Simulators have increased its usefulness in marine training over the years. Literature cites its many advantages which should ultimately lead to the increase in sea safety. However, more remarked than the discomfort felt...

Download PDF file
  • EP ID EP391500
  • DOI 10.9790/9622-0706065961.
  • Views 144
  • Downloads 0

How To Cite

Varsha Dewre, Rakesh Mandliya (2017). An Improved Low Power Counter Design with Clock Enable. International Journal of engineering Research and Applications, 7(6), 59-61. https://europub.co.uk./articles/-A-391500