Conversion of an 8-bit to a 16-bit Soft-core RISC Processor
Journal Title: International Journal of Electronics Communication and Computer Technology - Year 2013, Vol 3, Issue 2
Abstract
The demand for 8-bit processors nowadays is still going strong despite efforts by manufacturers in producing higher end microcontroller solutions to the mass market. Low-end processor offers a simple, low-cost and fast solution especially on I/O applications development in embedded system. However, due to architectural constraint, complex calculation could not be performed efficiently on 8-bit processor. This paper presents the conversion method from an 8-bit to a 16-bit Reduced Instruction Set Computer (RISC) processor in a soft-core reconfigurable platform in order to extend its capability in handling larger data sets thus enabling intensive calculations process. While the conversion expands the data bus width to 16-bit, it also maintained the simple architecture design of an 8-bit processor. The expansion also provides more room for improvement to the processor’s performance. The modified architecture is successfully simulated in CPUSim together with its new instruction set architecture (ISA). Xilinx Virtex-6 platform is utilized to execute and verified the architecture. Results show that the modified 16-bit RISC architecture only required 17% more register slice on Field Programmable Gate Array (FPGA) implementation which is a slight increase compared to the original 8-bit RISC architecture. A test program containing instruction sets that handle 16-bit data are also simulated and verified. As the 16-bit architecture is described as a soft-core, further modifications could be performed in order to customize the architecture to suit any specific applications.
Authors and Affiliations
Ahmad Jamal Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Sani Irwan Md Salim| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Nur Raihana Samsudin| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia, Yewguan Soo| Faculty of Electronics and Computer Engineering Universiti Teknikal Malaysia Melaka Melaka, Malaysia
Keywords
Related Articles
- EP ID EP8346
- DOI -
- Views 360
- Downloads 23
Review on Image Enhancement Techniques: FPGA Implementation perspective
Extensive research has been done on image enhancement and hence it has become essential to categorize the research outcomes and provide an overview of the av ailable enhancement techniques....
Design of Pulse Triggered FlipFlop for Low Power Applications
Most important challenge in modern VLSI design along with area and speed is the power consumption. Flip flop is the basic element in digital system which plays very important role. In this paper, a low power pulse tri...
16nm planar process CMOS SRAM cell design: Analysis of Operating Voltage and Temperature Effect
Purpose: CMOS devices are scaling down to nano ranges resulting in increased process variations and short channel effects which not only affect the reliability of the device but also performance expectations. The SRAM de...
Space Time Block Coding for MIMO Systems With Low Decoding Complexity
MIMO systems with multiple antenna elements at both link ends are an efficient solution for future wireless communications systems as they provide high data rates by exploiting the spatial domain under the constraints of...
Design Of Digital FIR Filter Using LUT Based Multiplier
In FPGA design the implementation fir filters for DSP applications place an important role. The FPGA area is mainly decided by the number of LUT’s occupied. Hence for any design if the optimisation for the area is car...