Design and Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor using IEEE 754-2008 format. In this paper we describe an efficient implementation of an IEEE 754 single precision Standard for Binary Floating-Point Arithmetic to include specifications for decimal floating-point arithmetic. As processor support for decimal floating-point arithmetic emerges, it is important to investigate efficient algorithms and hardware designs for common decimal floating-point arithmetic algorithms. This paper presents novel designs for a decimal floating-point addition and subtraction. They are fully synthesizable hardware descriptions in VERILOG. Each one is presented for high speed computing.
Authors and Affiliations
V. VINAY CHAMKUR , Under the guidance of Chetana. R
Keywords
Related Articles
- EP ID EP104373
- DOI -
- Views 100
- Downloads 0
Particle Swarm Optimization in Cryptanalysis of DES
In this paper for the first time Particle Swarm Optimization is applied in the field of cryptanalysis of DES based on their ability to selectively explore the solution space of a given problem. PSO is a robust stoc...
Leakage Power Reduction Through Hybrid Multi-Threshold CMOS Stack Technique In Power Gating Switch
In this paper Two Hybrid digital circuit design techniques are produced as Hybrid Multi-Threshold CMOS complete stack technique and Hybrid Multi-Threshold CMOS partial stack technique for reducing the leakage power dissi...
Comparative Study on Performance Analysis of High Resolution Direction of Arrival Estimation Algorithms
Abstract-Array processing involves manipulation of signals induced on various antenna elements. Its capabilities of steering nulls to reduce co channel interferences and pointing independent beams toward various mobi...
Fairness of Optimistic ID-Based Concurrent Signature Schemes
Concurrent signature scheme was introduced by Chen, Kudla and Paterson in Eurocrypt 2004. In these concurrent signature schemes, two parties can produce two ambiguous signatures. These signatures bind to their true...
Recognition and Classification of Broken Characters using Feed Forward Neural Network to Enhance an OCR Solution
The major problem faced by an Optical Character Recognizer (OCR) can be attributed to the presence of a large number of broken characters in a digital document image. Recognition of such documents accurately, that...