FPGA Implementation Of Content Addressable Memory

Journal Title: GRD Journal for Engineering - Year 2016, Vol 1, Issue 0

Abstract

To reduce the power dissipation in circuits, the reversible logic design is implemented. Reversible logic design is one of the main low power techniques. In the proposed design the address decoder is designed using basic reversible logic gates Fredkin gate and Peres gate.The encoder is designed using Fredkin and Feynman gate. In the use of Peres gate in proposed design reduce the quantum cost and power dissipation of the decoder. The Content Addressable memory architecture will be realized using FPGA

Authors and Affiliations

S. Gokila, R. Mythili, S. Chandra kala

Keywords

Related Articles

Hospital Recommendation using Hybrid Approach

E-commerce websites are very widely used and the data is constantly growing. Recommendation is a technique used to suggest items based on customer’s likes. The problem is that there is a vast amount of data. This remedy...

Vibration Analysis and Optimization of Spur Gear Used in EOT Crane Machine

A gear is a rotating machine part having cut tooth, which mesh with another toothed part in order to transmit torque. To design the spur gear to study the weight reduction and stress distribution for cast steel and compo...

Multisource Energy Harvesting System

The harvesting of ambient energy to power small electronic components has received tremendous attention over the last decade. The research goal in this field is to enable self-powered electronic components for use partic...

Big Data Prediction on Crime Detection

Big data is the collection of large amount of data which is generated from various application such as social media, e-commerce etc. Those large amount of data were found to be tedious for storage and analysis. Now a day...

Cloud-Based Home Sheltering using Raspberry PI

The quest for Home Automation is every increasing, given the need for more secure ways to protect our belongings. This project “Cloud Based Home Sheltering Using Raspberry Pi” proposes a system to secure one’s property w...

Download PDF file
  • EP ID EP303038
  • DOI -
  • Views 86
  • Downloads 0

How To Cite

S. Gokila, R. Mythili, S. Chandra kala (2016). FPGA Implementation Of Content Addressable Memory. GRD Journal for Engineering, 1(0), 306-311. https://europub.co.uk./articles/-A-303038