Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers

Abstract

In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba–Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high throughput addition/subtraction, which results in a short data path for maximized frequency, are implemented. We have proposed a novel recursive decomposition algorithm for addition to obtain high-throughput digit-serial implementation. The synthesis results for field programmable gate array (FPGA) and application specific integrated circuit (ASIC) realization of the proposed designs and competing existing designs are compared.

Authors and Affiliations

Chitra A, Sangeethalakshmi K, Prabhakar K

Keywords

Related Articles

MOM A Substitute to Your MOM

Mom is an engineering solution that is a combination of both hardware and software, it consist of a simple circuit that enables the user to search for essentialities that are misplaced in his everyday life ,consuming hi...

Comparative Study of Seismic Forces for the Industrial Structure

Steel is one of the most widely used material for building construction in the world .The inherent strength, toughness and high ductility of steel are characteristics that are ideal for seismic design. To utilize these...

Comparative Analysis for Least Mean Square and Normalized LMS for Speech Enhancement Application

Adaptive Signal Processing (ASP) is an active research area. Adaptive Filter based speech enhancement technique is now a day’s getting very popular due to wide range of applications like mobile communication, hearing ai...

Productivity of Scheduled Commercial Banks in India

Banks plays an important role in financing the economic needs of the country. Productivity plays a vital role in economic growth and development in Indian banks. Productivity leads to efficient utilization of human, mat...

Behaviour of Coupled Shear Wall Building

High rise building has become need of today’s era. High rise building is a structure vertically cantilevered from the ground level subjected to axial loading and lateral forces. Lateral forces generated either due to wi...

Download PDF file
  • EP ID EP22156
  • DOI -
  • Views 215
  • Downloads 6

How To Cite

Chitra A, Sangeethalakshmi K, Prabhakar K (2016). Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(5), -. https://europub.co.uk./articles/-A-22156