Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers

Abstract

In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba–Ofman method to achieve high throughput multiplication. Furthermore, an efficient modular adder without comparison and a high throughput addition/subtraction, which results in a short data path for maximized frequency, are implemented. We have proposed a novel recursive decomposition algorithm for addition to obtain high-throughput digit-serial implementation. The synthesis results for field programmable gate array (FPGA) and application specific integrated circuit (ASIC) realization of the proposed designs and competing existing designs are compared.

Authors and Affiliations

Chitra A, Sangeethalakshmi K, Prabhakar K

Keywords

Related Articles

Optimization of Process Parameters of Green Sand Casting in Small Scale Foundry

In this research work present the design of experiment based approach which is adopted to obtain an optimal setting of moisture content, grain particle size and temperature of pouring metal related parameters of green s...

An Implementation of Wireless Sensor Network Using Voronoi_PSO (Particle Swarm Optimization)

Today’s increasing area of research is Wireless Sensor Network (WSN).Correct placement of nodes is one of the major challenge in Wireless Sensor Network One of the most active research fields in wireless sensor networks...

Design of an Underdamped Vibration System under the Impact of Magnetic Forces to generate Power

This paper presents a new concept on harnessing electrical energy using mechanical vibrations. The system consists of three magnets, with two being fixed and the third remaining in oscillatory motion under the influence...

Methods of Regular Expression

Regular expressions are used to represent certain set of string in algebraic manner. Regular expressions are widely used in the field of compiler design, text editor, search for an email- address, grep filter of unix, t...

Quasi-Z-Source Based WECS for Suppression of Short Term Fluctuations

This paper proposes the design and simulation of Quasi-Z-source based wind energy conversion system for suppressing short term fluctuations. Quasi-Z-source inverter is a new promising power adaptation technology perfect...

Download PDF file
  • EP ID EP22156
  • DOI -
  • Views 192
  • Downloads 6

How To Cite

Chitra A, Sangeethalakshmi K, Prabhakar K (2016). Implementation of a High-Speed RSD Based ECC Processor with Vedic Multipliers. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(5), -. https://europub.co.uk./articles/-A-22156