Implementation of Cmos Adder for Area & Energy Efficient Arithmetic Applications

Journal Title: American journal of Engineering Research - Year 2016, Vol 5, Issue 7

Abstract

The most fundamental arithmetic operation is addition which is used in a digital data path logic system. Arithmetic and logic units , Microprocessors ,etc. are some examples where we need to use arithmetic operations for processing data, for calculating addresses respectively .There are different architectures for building adder circuit .For example: 1)carry look ahead adder(CLA), 2)carry propagate adder(CPA), 3)carry save adder(CSA), & 4)carry select adder(CSLA) . Among these different architectures CSLA is a particular way of implementing adder that performs addition rapidly and are used for faster addition in many data processing processors .From observation of the carry select adder architecture we can see that there is scope for modification in order to significantly minimize the area and power consumed by the circuit. In this work we are going to propose simple and efficient modification at gate-level structure in CSLA. Based on this 16-, 32-bit square root CSLA (SQRT CSLA) have been developed & compared with regular structure. The proposed architecture design has reduced area & power consumption compared to regular structure with slight increase in delay. The evaluation of the proposed design is done based on delay, area & power performance metrics. The results show that proposed CSLA design is better than regular SQRT CSLA.

Authors and Affiliations

Prachi B. Deotale1 ,, Umesh W. Kaware2 ,, Chetan G. Thote3

Keywords

Related Articles

Evaluating Municipal Solid Waste Generation Rate and Its Composition between High and Low-income Groups in Maiduguri

This study investigated the municipal solid waste generation rate between high and income groups in Maiduguri,Borno State capital. Households were selected randomly across the studied areas with more emphasis given to lo...

Status of Air Quality and Survey of Particulate Matter Pollution in Pabna City, Bangladesh

Particulate matter (PM) is the most significant air pollutant associated with death and disease compared to other measured criteria pollutants. In this paper, the study have been performed to know about the particulate p...

Carbon Sequestration by Different Tree Species at Malanjkhand, district Balaghat, Madhya Pradesh, India

Carbon sequestration is the process of transferring carbon dioxide from the atmosphere into the soil through crop residues, plants and other organic solids. In the present study the carbon sequestration potentiality of s...

A Model Recommendation For The Use Of Cloud Technologies And Individual Pension System

It is essential to benefit from the modern information and communication technologies in financial sector like in many sectors.Cloud Computing Technologies is the most popular one among these technologies which is easily...

The Design and Implementation of a Workshop Reservation System

In this paper, we present the design, implementation, and testing of a workshop reservation system. It was developed for the Academic Technology Department at St. Mary’s University to handle workshop registration and his...

Download PDF file
  • EP ID EP403381
  • DOI -
  • Views 74
  • Downloads 0

How To Cite

Prachi B. Deotale1, , Umesh W. Kaware2, , Chetan G. Thote3 (2016). Implementation of Cmos Adder for Area & Energy Efficient Arithmetic Applications. American journal of Engineering Research, 5(7), 146-155. https://europub.co.uk./articles/-A-403381