Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder

Abstract

Error-correcting convolution codes provide a proven method to limit the effects of noise in digital data communication. Convolution codes are employed to implement forward error correction (FEC) but the complexity of corresponding decoder’s increases exponentially with the restraint length K. Sophistication Encoding with Viterbi decoding is a powerful FEC technique that is particularly suited to a channel in which the transmitted signal is corrupted mainly by Additive white Gaussian Noise. Here, we present a Convolution Encoder and Viterbi Decoder with a constraint length of 9 and code rate of 1/2. This is comprehended using Verilog HDL. It is simulated and synthesized using Modalism Altera 10.0d and Xilinx 12.1 ISE. The main goal of this paper is to design based Convolution Encoder and Viterbi Decoder which encodes/decodes the data. This architecture has simpler code and flexible configuration when compared to other architectures and saves silicon area through efficient device utilization which makes it favorable for fpga.

Authors and Affiliations

Thalakayala Eleesha| Student, M.Tech (VLSI), Sri Vasavi Institute Of Engineering And Technology, Nandamuru, V. G. Pavan Kumar| Assistant Professor, Sri Vasavi Institute Of Engineering And Technology, Nandamuru

Keywords

Related Articles

Switching Activity Reduction Technique In Soc Testing

This paper discusses the generation Pseudo Random number generation using Low Power Linear Feedback Shift Resister (LFSR) which is more suitable for Built-In-Test (BIT) structures used for testing of VLSI circuits. B...

Enhanced Overlay routing With Efficient Key Distribution in Network

We demonstrate the issue of secure routing utilizing weighted coordinated graphs and propose a boolean linear programming (LP) issue to locate the ideal way. Though the way that the answers for boolean LP issues are...

Model and Design Control of PID and Fuzzy Controller Based SAPF for Wind And Sun Based System

In the midst of the past presences a while, fuzy controller relies on upon fuzy rationale included oversees in a beyond any doubt level of thoughts can't be imparted as the " honest to goodness" or "false" however a...

An Analysis on Differential Query Services in Cost–Efficient Clouds

In the simplest terms, cloud computing means storing and accessing data and programs over the Internet instead of your computer's hard drive. The cloud is just a metaphor for the Internet. Now a days Cloud computing...

WSNs are winding up noticeably progressively complex with the developing system scale and the dynamic idea of remote interchanges. Numerous estimation and analytic methodologies rely upon per-parcel directing ways fo...

Download PDF file
  • EP ID EP16403
  • DOI -
  • Views 390
  • Downloads 33

How To Cite

Thalakayala Eleesha, V. G. Pavan Kumar (2014). Rtl Desing And Vlsi Implementation Of An Efficient Convolution Encoder And Adaptive Viterbi Decoder. International Journal of Science Engineering and Advance Technology, 2(11), 856-860. https://europub.co.uk./articles/-A-16403