Single Bit Low Power Full Adder Cell using Substrate Bias Effect

Abstract

Ultra low power portable electronic devices are the need of modern world. Portable devices need prolonged battery life, which can be achieved by reducing the power dissipation. Substrate bias effect is a leakage power reduction technique. It describes the changes in the threshold voltage with respect to change in source to bulk voltage. The substrate bias effect is used to control the leakage current. The reverse bias voltage widens the depletion region, due to which the threshold voltage increases. In this paper a single bit low power full adder has been proposed with substrate bias effect. Simulation of low voltage high performance hybrid single bit full adder cell also has been presented. By using the reverse biasing technique we have achieved power reduction in the single bit full adder cell. The power, delay and, power delay product (PDP) results have been obtained for proposed and existing designs with varying supply voltages. The proposed design shows PDP of 253.38fJ as compared to 277.23fJ of low voltage high performance hybrid single bit full adder cell at 1.8 Vdd. Simulation result show that the proposed design also performs better at varying temperature conditions. The power delay product has been also plotted versus the different reverse bias voltages applied in the proposed technique. All the work has been done in 180nm CMOS technology.

Authors and Affiliations

Sakshi Semwal, Dr. Jasdeep Kaur Dhanoa, Dinesh Kumar

Keywords

Related Articles

Dynamic Data Visualizing Using Maps

Visualizing large-scale dynamic relational data by taking advantage of the geographic map metaphor is considered. A map-based visualization system uses animation to convey dynamics in large data sets, and which aims to p...

Implementation and Comparative analysis of Carry Select Adder using Kogge - Stone Adder in Adiabatic logic

Most important design consideration in integrated circuit after power is speed. Adders are one of the basic fundamental components in any digital systems. Due to rapid growth in technology there is need for fast processi...

Building Future with Recycled Aggregate

India is presently generating construction and demolition (C & D) waste around 23.75 million tons annually and these figures are likely to double fold in the next 7 years. C & D waste and specifically concrete has been s...

Computational Fluid Dynamic Analysis of a Greenhouse for Urban Farming

Greenhouse engineering implementation along with thermodynamic condition maintenance can create a new revolution even in moderate climatic conditions of India, It can produce off seasonal crops and medicinal plants to re...

Evaluating the Effect of Bio-Diesel Blends on the Performance of Four Stroke C.I. Engine

In the present days the fuels are limited and depleting day by day as the consumption is increasing very rapidly. And also due to these fossil fuels the world today is facing a serious environmental pollution. To avoid t...

Download PDF file
  • EP ID EP391865
  • DOI 10.9790/9622-0707073538.
  • Views 144
  • Downloads 0

How To Cite

Sakshi Semwal, Dr. Jasdeep Kaur Dhanoa, Dinesh Kumar (2017). Single Bit Low Power Full Adder Cell using Substrate Bias Effect. International Journal of engineering Research and Applications, 7(7), 35-38. https://europub.co.uk./articles/-A-391865